I. INTRODUCTION
Video compression systems are used in many commercial products, from consumer electronic devices such as digital camcorders, cellular phones to video teleconferencing systems. These applications make the video compression systems an inevitable part of many commercial products. To improve the performance of video compression systems, recently, H.264 / MPEG4 Part 10 video compression standard, offering significantly better video compression efficiency than previous standards, is developed with the collobaration of ITU and ISO standardization organizations. 1 This research was supported in part by the Scientific and Technological Research Council of Turkey (TUBITAK) under the contract 106E153.
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The video compression efficiency achieved in H.264 standard is not a result of any single feature but rather a combination of a number of encoding tools. As it is shown in the top level block diagrams of an H.264 encoder and decoder in Fig. 1 and 2 , one of these tools is the adaptive deblocking filter (DBF) algorithm [1, 2, 3, 4] . DBF is applied to each Macroblock (MB), a 16×16 pixel array, after inverse quantization and inverse transform. DBF improves the visual quality of decoded frames by reducing the visually disturbing blocking artifacts and discontinuities in a frame due to coarse quantization of MBs and motion compensated prediction. Since the filtered frame is used as a reference frame for motion-compensated prediction of future frames, DBF also increases coding efficiency resulting in bit rate savings [4] .
The DBF algorithm used in H.264 standard is more complex than the DBF algorithms used in previous video compression standards. First of all, H.264 DBF algorithm is highly adaptive and applied to each edge of all the 4×4 luma and chroma blocks in a MB. Second, it can update 3 pixels in each direction that the filtering takes place. Third, in order to decide whether the DBF will be applied to an edge, the related pixels in the current and neighboring 4×4 blocks must be read from memory and processed. Because of these complexities, the DBF algorithm can easily account for one-third of the computational complexity of an H.264 video decoder [4] .
In this paper, we present two efficient and low power H.264 DBF hardware implementations that can be used as part of an H.264 video encoder or decoder for portable applications [5, 6] . The first implementation (DBF_4×4) starts filtering the available edges as soon as a new 4x4 block is ready by using a novel edge filtering order. The second implementation (DBF_16×16) starts filtering the available edges after a new 16x16 MB is ready.
The execution of DBF_4×4 hardware can be overlapped with the execution of the other modules in an H.264 encoder/decoder much more than the execution of DBF_16×16 hardware can be overlapped with the execution of the other modules. Overlapping the execution of DBF hardware with the execution of the other modules in the H.264 encoder/decoder improves the performance of the H.264 encoder/decoder. However, because of the nature of the DBF algorithm, control unit and address generation of DBF_16×16 hardware is simpler, therefore DBF_16x16 hardware has less area and consumes less power than DBF_4×4 hardware. Both DBF hardware architectures are implemented in Verilog HDL and both implementations are verified to work correctly in a Xilinx Virtex II FPGA on Arm Versatile PB926EJ-S Development Board. Both hardware implementations can work at 67 MHz on a Xilinx Virtex II FPGA and they can process 30 CIF (352x288) frames per second. Both hardware implementations can work at 200 MHz when sythesized to 0.18 μm UMC standard cell library and they can process 30 VGA (640×480) frames per second. DBF_4×4 and DBF_16×16 hardware implementations, excluding on-chip memories, are synthesized to 7.4 K and 5.3 K gates respectively.
The power consumptions of both DBF hardware implementations on a Xilinx Virtex II FPGA are estimated using Xilinx XPower tool. DBF_16×16 has 36% less power consumption than DBF_4×4. The power consumption of DBF_16×16 is further reduced by 28% by using block selectRAMs instead of distributed selectRAMs and by 3.1% by using clock gating. Furthermore, power consumption of DBF datapath is reduced by 13% using clock gating and by 4.7% using glitch reduction technique. The power consumptions of both implementations on a Xilinx Virtex II FPGA are also measured and the measurement results are consistent with the estimation results. Therefore, these two H.264 DBF hardware implementations can be used as part of H.264 video encoders or decoders for portable applications with different power-performance requirements. DBF_4×4 hardware can be used in an H.264 encoder or decoder for which the performance is more important, whereas DBF_16×16 hardware can be used in an H.264 encoder or decoder for which the power consumption is more important.
Several hardware architectures for real-time implementation of H.264 DBF algorithm are presented in the literature [7, 8, 9, 10, 11] . These architectures achieve high performance at the expense of high hardware cost. The gate counts of our H.264 DBF hardware implementations are the lowest among these H.264 DBF hardware implementations. Our DBF hardware implementations are more cost effective solutions for portable applications. We could not compare power consumptions of our DBF hardware implementations with these DBF hardware implementations, since the power consumptions of these DBF hardware implementations are not reported.
The rest of the paper is organized as follows. Section II presents a brief overview of DBF algorithm used in H.264. Section III describes the proposed hardware architecture. Section IV presents implementation results. Section V presents power consumption analysis of DBF hardware implementations. Finally, Section VI presents the conclusions.
II. DBF ALGORITHM OVERVIEW
H.264 adaptive DBF algorithm removes visually disturbing block boundaries created by coarse quantization of MBs and motion compensated prediction. Filtering is applied to each edge of all the 4x4 luma and chroma blocks in a MB. The vertical 4×4 block edges in a MB are filtered before the horizontal 4×4 block edges in the order shown in Fig. 3 [1] .
DBF algorithm for one row/column of a vertical/horizontal edge is shown in Fig. 4 [4] . There are several conditions that determine whether a 4×4 block edge will be filtered or not. There are additional conditions that determine the strength of the filtering for a 4×4 block edge. DBF algorithm can change the values of up to 3 pixels on both sides of an edge depending on the outcomes of these conditions. 
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Else 0 DBF algorithm is adaptive in three levels; slice level, edge level and sample level [1, 4] . Slice level adaptivity is used to adjust the filtering strength in a slice to the characteristics of the slice data. The filtering strength in a slice is adjusted by encoder using the Offset A and Offset B parameters.
Edge level adaptivity is used to adjust the filtering strength for an edge to the characteristics of that edge. The filtering strength for an edge is adjusted using the boundary strength (BS) parameter. Every edge is assigned a BS value depending on the coding modes and conditions of the 4x4 blocks. The conditions used for determining the BS value for an edge between two neighboring 4x4 blocks are summarized in Table  I [4] . The strength of the filtering done for an edge is proportional to its BS value. No filtering is done for the edges with a BS value of 0, whereas strongest filtering is done for the edges with a BS value of 4.
Sample level adaptivity is used to adjust the filtering strength for an edge to the characteristics of the pixels in that edge in order to distinguish the true edges from those created by quantization. The filtering strength for an edge is therefore determined by comparing pixel gradients in that edge with α and β threshold values for that edge.
III. PROPOSED HARDWARE ARCHITECTURES
The proposed DBF hardware block diagram is shown in Fig. 5 . Both DBF hardware, DBF_4x4 and DBF_16x16, include a datapath, a control unit, one 384×8 register file and two dual-port internal SRAMs to store partially filtered pixels.
As it can be seen from Fig. 1 and 2 , in an H.264 encoder and decoder, DBF module gets its input, reconstructed MB, from Inverse Transform/Quant (IT/IQ) module. IT/IQ module generates the reconstructed MB, one 4×4 block at a time. A 384×8 input buffer, IBUF, is used between IT/IQ and DBF modules to store one reconstructed MB (256 luminance pixels + 128 chrominance pixels) generated by IT/IQ module.
The datapaths of both DBF hardware implementations are the same. The DBF datapath is implemented as a two stage pipeline to improve the clock frequency and throughput. As shown in Fig. 6 , the first pipeline stage includes one 12-bit adder and two shifters to perform numerical calculations like multiplication and addition. The second pipeline stage includes one 12-bit comparator, several two's complementers and multiplexers to determine conditional branch results.
The difference between the two DBF hardware implementations is that DBF_4×4 starts filtering available edges as soon as a new 4x4 block is ready, whereas DBF_16×16 waits for IBUF to be completely filled by IT/IQ module and starts filtering after a new 16×16 MB is ready.
DBF_4×4 hardware starts filtering available edges as soon as a new 4x4 block is ready by using a novel edge filtering order we proposed. There are 16 4×4 blocks in a MB and they are processed by IT/IQ module in the order shown in Fig. 7 [1]. The proposed novel edge filtering order for a MB is shown in Fig. 8 . The idea behind this novel order is that after a new 4×4 block is ready start filtering the edges that can be filtered without violating the filtering order specified in the H.264 standard [1] . After the first 4×4 block in a MB is processed and loaded into IBUF by IT/IQ module, DBF module can only filter edge 1 without violating the filtering order specified in H.264 standard. After the second 4×4 block is loaded into IBUF, DBF module can filter edge 2 and edge 3, and so on.
The execution of DBF_4×4 hardware can be overlapped with the execution of the other modules in an H.264 encoder/decoder much more than the execution of DBF_16×16 hardware can be overlapped with the execution of the other modules. Overlapping the execution of DBF hardware with the execution of the other modules in the H.264 encoder/decoder improves the performance of the H.264 encoder/decoder. However, because of the nature of the DBF algorithm, control unit and address generation of DBF_16×16 hardware is simpler, therefore DBF_16x16 hardware has less area and consumes less power than DBF_4×4 hardware.
There are three on-chip memories in both DBF hardware implementations. A 384×8 register file, SPAD, is used to store partially filtered pixels in a 16×16 MB until all the edges in this MB are fully filtered. Since SPAD is the most frequently accessed memory in the DBF hardware, we reduced the number of access to SPAD by adding two registers in datapath to store some of the temporary results.
In the M×N frame shown in Fig. 9 , squares represent 16x16 MBs and each MB has sixteen 4×4 blocks. In order to filter a MB, its upper and left neighboring 4×4 blocks, shown as shaded small squares in Fig. 9 , should be available. Since our DBF hardware gets its input MB from IT/IQ hardware and it does not have access to off-chip frame memory, the upper 4×4 blocks of all MBs in a row of the frame, shown as lightly shaded small squares in Fig. 9 , and the left 4×4 blocks of the current MB, shown as darkly shaded small squares in Fig. 9 , have to be stored in on-chip local memory.
The left 4x4 blocks are stored in SPAD. The upper 4x4 luminance and chrominance blocks are stored in the 1408×8 LUMA SRAM and 704×8 CHRM SRAM memories shown in Fig. 5 respectively. For a CIF size video, 4×352×8 = 1408×8 memory is needed for storing upper 4x4 luminance blocks and 4x88x8+4x88x8 = 704×8 memory is needed for storing upper 4x4 chrominance blocks.
The DBF hardware implementations in the literature use off-chip memory for storing these neighboring 4×4 blocks [7, 8, 9, 10, 11] . Since accessing on-chip SRAMs consumes less power than accessing off-chip memory, using on-chip SRAMs for storing these neighboring 4×4 blocks reduces power consumption of our DBF hardware implementations.
Transpose pixel arrays are used to transpose the horizontal aligned pixels into vertical aligned positions in several DBF hardware implementations in the literature [8, 9, 10, 11] . Since the memories used in our DBF hardware implementations are 8-bit wide, any pixel stored in memory can directly be accessed, therefore, there is no need for transposing one row of eight pixel data into one column of eight pixel data. Not using a transpose pixel array reduces area of our DBF hardware implementations.
The edges 1, 2, 3, 4, 17, 18, 19, 20, 33, 34, 37, 38, 41, 42, 45 and 46 of a MB shown in Fig. 3 are not filtered if this MB is located in the upper or the left frame boundary. This is not the case for the MBs located inside the frame. This causes an irregularity and, therefore, increases the complexity of the control unit. In order to avoid this irregularity and therefore simplify the control unit, we have extended the frames at the upper and left frame boundaries for 4 pixels in depth as shown in Fig. 9 . We assigned zero to these pixels and assigned zero to the BS values of these edges in order to avoid filtering these edges without causing an irregularity in the control unit. 
IV. IMPLEMENTATION RESULTS
The proposed DBF hardware architectures are implemented in Verilog HDL. The implementations are verified with RTL simulations using Mentor Graphics ModelSim SE. RTL simulation results matched the results of a MATLAB model of the H.264 adaptive DBF algorithm.
The Verilog RTL designs are synthesized to a 2V8000ff1157 Xilinx Virtex II FPGA with speed grade 5 using Mentor Graphics Precision RTL 2005b. The resulting netlists are placed and routed to the same FPGA using Xilinx ISE 8.2i.
DBF_4x4 hardware works at 67 MHz and it takes 5248 clock cycles in the worst-case for DBF_4×4 hardware to process a MB. The FPGA implementation can process a CIF (352x288) frame in 30.9 ms (396 MB * 5248 clock cycles per MB * 14.9 ns clock cycle = 30.9 ms). Therefore, it can process 1000/30.9 = 32 CIF frames per second. DBF_16x16 hardware works at 72 MHz and it takes 5376 clock cycles in the worst-case for DBF_16×16 hardware to process a MB. The FPGA implementation can process a CIF (352x288) frame in 29.6 ms (396 MB * 5376 clock cycles per MB * 13.9 ns clock cycle = 29.6 ms). Therefore, it can process 1000/29.6 = 33 CIF frames per second.
FPGA resource usages of both DBF implementations including on chip memories are shown in Table II . LUMA SRAM and CHRM SRAM are implemented as dual-port block SelectRAMs. SPAD and IBUF are implemented as dual-port distributed SelectRAMs.
Both DBF hardware implementations are verified to work correctly in the ARM Versatile PB926EJ-S development environment shown in Fig. 10 . As shown in the figure, the development environment consists of a PC connected to ARM Versatile PB926EJ-S board through ARM Multi-ICE, a logic tile mounted on the Versatile PB926EJ-S baseboard and a color LCD panel [12] .
PC is used to create the bit stream that will be loaded into the 8-million-gate Xilinx Virtex II FPGA on the logic tile which can be configured to implement custom-designed logic. ARM Multi-ICE is used for communicating between PC and Arm Versatile board, and AXD Debugger from ARM Developer Suite is used for debugging the system. The Color LCD panel is used to display images for visual verification.
As shown in Fig. 11 , an AHB bus interface is designed and integrated into DBF hardware in order to communicate with ARM processor and external SRAM through AHB bus, and DBF Hardware is integrated into the FPGA on the logic tile as a master of the AHB S bus.
A video frame is loaded into SRAM located on the board from PC using software. This video frame is used as an input to DBF hardware running on the FPGA. DBF hardware applies the H.264 DBF algorithm to this video frame and writes the resulting frame back to SRAM. The resulting video frame is shown on the color LCD panel.
An unfiltered video frame and the same video frame filtered by H.264 DBF hardware running in the FPGA on the logic tile are shown in Fig. 12 . As it can be seen from the figure, some of the blocking artifacts in the unfiltered video frame are reduced and some of them are totally removed.
Both DBF hardware implementations are synthesized to 0.18 μm UMC standard cell library. Both hardware implementations can work at 200 MHz and they can process 30 VGA (640x480) frames per second. DBF_4×4 and DBF_16×16 hardware implementations, excluding on-chip memories, are synthesized to 7.4 K and 5.3 K gates respectively.
As shown in Table III , these gate counts are the lowest among the H.264 DBF hardware implementations presented in the literature [7, 8, 9, 10, 11] . These hardware implementations achieve high performance at the expense of high hardware cost. Our H.264 DBF hardware implementations are more cost effective solutions for portable applications. We achieved real-time performance by only using one 12-bit adder, one 12-bit comparator, a few shifters, and a number of multiplexers in our datapath.
V. POWER CONSUMPTION RESULTS
The power consumptions of both DBF hardware implementations on a Xilinx Virtex II FPGA are estimated using Xilinx XPower tool. In order to estimate the power consumption of a DBF hardware implementation, timing simulation of the placed and routed netlist of that DBF hardware implementation is done using Mentor Graphics ModelSim SE for one frame of Foreman video sequence and the signal activities are stored in a VCD file. This VCD file is used for estimating the power consumption of that DBF hardware implementation using Xilinx XPower tool.
The power consumptions of both DBF hardware implementations on a Xilinx Virtex II FPGA at 50 MHz are shown in Table IV . Since DBF hardware will be used as part of an H.264 encoder or decoder only internal power consumption is considered and input and output power consumptions are ignored. To make a fair comparison between the power consumptions of the two DBF implementations, we have used same number of distributed selectRAMs and block selectRAMs for both implementations. As shown in the table, DBF_16x16 hardware has 36% less power consumption than DBF_4x4 hardware.
The power consumption of a DBF hardware implementation can be divided into three main categories; signal power, logic power and clock power. Signal power is the power dissipated in routing tracks between logic blocks. A significant amount of power is dissipated in routing tracks. It accounts for 29% of total power consumption of DBF_4×4 hardware and 43% of total power consumption of DBF_16×16 hardware. Logic power is the amount of power dissipated in the parts where computations take place. Clock power is due to clock tree used in the FPGA. Since there is less number of flip-flops in DBF_16×16 hardware in comparison with the DBF_4×4 hardware, the clock power of DBF_16x16 hardware is less than the clock power of DBF_4x4 hardware.
Xilinx Virtex-II FPGAs have block SelectRAM and distributed SelectRAM memories. In DBF hardware implementations, we used both block SelectRAMs and distributed SelectRAMs as local memories for storing intermediate results. We, therefore, characterized the power consumptions of block SelectRAMs and distributed SelectRAMs using Xilinx Xpower tool for the cases when there is maximum switching activity and minimum switching activity in the RAMs, and the results are shown in Table V .
The results show that the power consumption of a distributed SelectRAM is much more than the power consumption of a block SelectRAM. This is because a distributed SelectRAM is formed by look up tables (LUT) in Configurable Logic Blocks (CLBs) and this causes the memory to be distributed in the FPGA and have long interconnects. On the other hand, a block SelectRAM is a carefully designed and optimized full-custom SRAM.
Therefore, we decided to use only block SelectRAMs in DBF_16×16 hardware. Using block SelectRAMs instead of distributed SelectRAMs in DBF_16×16 hardware provided additional 28% power reduction and total power consumption of DBF_16x16 hardware is reduced from 182.22 mW to 130.45 mW.
There are four local memories and four different address generation modules in DBF_16x16 hardware and these memories are not used for some clock cycles. Therefore, these memories can be disabled when they are not used and their address generation modules can be turned off by gating the clock signal of these address generation modules. This technique further reduced the power consumption of DBF_16x16 hardware by 3.1%. Thus, the total power consumption of DBF_16x16 hardware is reduced from 130.45 mW to 124.32 mW. In addition, we applied clock gating and glitch reduction techniques to DBF datapath for reducing its power consumption. DBF datapath is two-stage pipelined. The first stage performs numerical calculations every clock cycle, but the second stage is not active for a considerable amount of clock cycles. Therefore, we turned off the second stage by clock gating when it is inactive. Table VI shows the impact of clock gating on datapath power consumption. The datapath power consumption is reduced by 13% using clock gating.
Glitch is a spurious transition at a node within a single cycle before the node settles to the correct logic value. Unlike ASICs, in which signals can be routed using any available silicon, FPGAs implement interconnects using fixed metal tracks and programmable switches. The relative scarcity of programmable switches often forces signals to take longer routes than would be seen in an ASIC. As a result, the potential for unequal delays among signals, and hence the creation of glitches, is more likely than that in an ASIC. Thus, reducing glitches by pipelining is an effective power reduction technique for FPGAs [13] .
The impact of glitches on DBF datapath power consumption can be seen by simulating the datapath under zero delay model and analyzing its power consumption. The glitch free power consumption of DBF datapath is shown in Table VII . The glitch free power consumption shows the maximum power consumption reduction that can be obtained by reducing glitches. Table VII shows the impact of reducing glitches by pipelining on datapath power consumption. We inserted two pipeline registers immediately before the inputs of the adder. This reduced the datapath power consumption by 4.7%. We therefore obtained 50% of maximum possible power reduction that can be obtained by reducing glitches.
We also measured the power consumptions of both DBF hardware implementations on a Xilinx Virtex II FPGA using the setup shown in Fig. 10 . Using this setup, we measured the average current before DBF hardware is running on the FPGA. We, then, measured the average current while DBF hardware is running on the FPGA at 34 MHz in a continuous loop. Since the FPGA on the logic tile is supplied with 3.3 V power supply, the power consumption of DBF hardware is calculated by multiplying the difference in average current with 3.3 V.
The power consumption measurement and estimation results are shown in Table VIII . DBF_4x4 hardware used for these measurements and estimations has 3 distributed SelectRAMs and 2 block SelectRAMs, however, DBF_16×16 hardware used for these measurements and estimations has 5 block SelectRAMs. The power consumption measurement results are slightly larger than the power consumption estimation results. The difference between measured and estimated results is caused by the power consumed for reading the unfiltered MBs from and writing the filtered MBs to the SRAM on the logic tile through AHB bus which is not included in power consumption estimations.
VI. CONCLUSION
In this paper, we presented two efficient and low power H.264 DBF hardware implementations that can be used as part of an H.264 video encoder or decoder for portable applications. DBF_4×4 hardware starts filtering the available edges as soon as a new 4x4 block is ready by using a novel edge filtering order to overlap the execution of DBF module with other modules in the H.264 encoder/decoder. Overlapping the execution of DBF hardware with the execution of the other modules in the H.264 encoder/decoder improves the performance of the H.264 encoder/decoder. DBF_16×16 hardware starts filtering the available edges after a new 16x16 MB is ready.
Both DBF hardware architectures are implemented in Verilog HDL and both implementations are synthesized to 0.18 μm UMC standard cell library. Both DBF implementations can work at 200 MHz and they can process 30 VGA (640×480) frames per second.
DBF_4×4 and DBF_16×16 hardware implementations, excluding on-chip memories, are synthesized to 7.4 K and 5.3 K gates respectively. These gate counts are the lowest among the H.264 DBF hardware implementations presented in the literature. Our H.264 DBF hardware implementations are more cost effective solutions for portable applications.
DBF_16x16 hardware has 36% less power consumption than DBF_4x4 hardware on a Xilinx Virtex II FPGA on an Arm Versatile PB926EJ-S development board. Therefore, these two DBF hardware implementations can be used as part of H.264 video encoders or decoders for portable applications with different power-performance requirements. DBF_4×4 hardware can be used in an H.264 encoder or decoder for which the performance is more important, whereas DBF_16×16 hardware can be used in an H.264 encoder or decoder for which the power consumption is more important.
